3.Next

Charge-pump phase-locked loop (CP-PLL) is a modification of phase-locked loops with phase-frequency detectors and square waveform signals. A CP-PLL allows for a quick lock of the phase of the incoming signal, achieving low steady state phase error.

Phase-frequency detector (PFD)

Phase-frequency detector (PFD) is triggered by the trailing edges of the reference (Ref) and controlled (VCO) signals. The output signal of PFD can have only three

3.Next