the "3 nm" process node in 2023.

In early 2018, IMEC (Interuniversity Microelectronics Centre) and Cadence stated they had taped out "3 nm" test chips, using extreme ultraviolet lithography (EUV) and 193 nm immersion lithography.

In early 2019, Samsung presented plans to manufacture "3 nm" GAAFET