<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="AES instruction set - Page 10 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=AES_instruction_set&amp;p=9">1.Previous</a><br />
<a accesskey="3" href="page.php?w=AES_instruction_set&amp;p=11">3.Next</a>
</p>
<p>previous v7 processors like the Cortex A5,&nbsp;7,&nbsp;8,&nbsp;9,&nbsp;11,&nbsp;15 ) also have user-level instructions which implement AES rounds.</p>

<p><big>x86 CPUs offering non-AES-NI acceleration interfaces</big></p>
<p><a href="page.php?w=VIA_PadLock">VIA x86 CPUs</a> and <a href="page.php?w=AMD_Geode">AMD Geode</a> use driver-based accelerated AES handling instead. (See <a href="page.php?w=Crypto_API_%28Linux%29">Crypto API (Linux)</a>.)</p>

<p>The following chips, while supporting AES hardware acceleration, do not support AES-NI:</p>

<p>
*</p><p>
<a accesskey="1" href="page.php?w=AES_instruction_set&amp;p=9">1.Previous</a><br />
<a accesskey="3" href="page.php?w=AES_instruction_set&amp;p=11">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
