1.Previous
3.Next

node and are about 74 to 80 mm² in size. The chiplet has about 3.8 billion transistors, while the 12 nm I/O die (IOD) is ~125 mm² and has 2.09 billion transistors. The amount of L3 cache has been doubled to 32 MB, with each CCX in the chiplet now having access to 16 MB of L3 compared to the 8 MB of Zen and Zen+. AVX2 performance is greatly improved by an increase in execution unit width from 128-bit to 256-bit. There are multiple

1.Previous
3.Next