<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="DDR5 SDRAM - Page 11 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=DDR5_SDRAM&amp;p=10">1.Previous</a><br />
<a accesskey="3" href="page.php?w=DDR5_SDRAM&amp;p=12">3.Next</a>
</p>
<p>mechanically compatible. Additionally, DDR5 DIMMs are supplied with management interface power at 3.3&nbsp;V, and use on-board circuitry (a <a href="page.php?w=power_management_integrated_circuit">power management integrated circuit</a> and associated <a href="page.php?w=passive_component">passive component</a>s) to convert to the lower voltage required by the memory chips. Final voltage regulation close to the point of use provides more stable power, and mirrors the development of <a href="page.php?w=voltage_regulator_module">voltage regulator module</a>s</p><p>
<a accesskey="1" href="page.php?w=DDR5_SDRAM&amp;p=10">1.Previous</a><br />
<a accesskey="3" href="page.php?w=DDR5_SDRAM&amp;p=12">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
