<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Instruction-level parallelism - Page 11 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=instruction-level_parallelism&amp;p=10">1.Previous</a><br />
<a accesskey="3" href="page.php?w=instruction-level_parallelism&amp;p=12">3.Next</a>
</p>
<p>and <a href="page.php?w=cache_latency_prediction">cache latency prediction</a>.<br/>
*<a href="page.php?w=Branch_prediction">Branch prediction</a>, which is used to avoid stalling for control dependencies to be resolved. Branch prediction is used with speculative execution.</p>

<p>ILP is exploited by both the compiler and hardware, but the compiler also provides inherent and implicit ILP in programs to hardware by compile-time optimizations. Some optimization techniques for extracting available ILP in programs include <a href="page.php?w=instruction_scheduling">instruction scheduling</a>,</p><p>
<a accesskey="1" href="page.php?w=instruction-level_parallelism&amp;p=10">1.Previous</a><br />
<a accesskey="3" href="page.php?w=instruction-level_parallelism&amp;p=12">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
