<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Instruction-level parallelism - Page 12 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Instruction-level_parallelism&amp;p=11">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction-level_parallelism&amp;p=13">3.Next</a>
</p>
<p><a href="page.php?w=register_allocation">register allocation</a>/renaming, and memory-access optimization.</p>

<p><a href="page.php?w=Dataflow_architecture">Dataflow architecture</a>s are another class of architectures where ILP is explicitly specified; for a recent example, see the <a href="page.php?w=TRIPS_architecture">TRIPS architecture</a>.</p>

<p>In recent years, ILP techniques have been used to provide performance improvements in spite of the growing disparity between processor operating frequencies and memory access times (early ILP</p><p>
<a accesskey="1" href="page.php?w=Instruction-level_parallelism&amp;p=11">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction-level_parallelism&amp;p=13">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
