<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Processor design - Page 13 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Processor_design&amp;p=12">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Processor_design&amp;p=14">3.Next</a>
</p>
<p>(RTL, e.g. logic) implementation<br/>
* <a href="page.php?w=Register_transfer_language">RTL</a> verification<br/>
* <a href="page.php?w=Circuit_design">Circuit design</a> of speed critical components (caches, registers, ALUs)<br/>
* <a href="page.php?w=Logic_synthesis">Logic synthesis</a> or logic-gate-level design<br/>
* <a href="page.php?w=Static_timing_analysis">Timing analysis</a> to confirm that all logic and circuits will run at the specified operating frequency<br/>
* Physical design including <a href="page.php?w=Floorplan_%28microelectronics%29">floorplanning</a>,</p><p>
<a accesskey="1" href="page.php?w=Processor_design&amp;p=12">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Processor_design&amp;p=14">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
