<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="System bus - Page 13 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=system_bus&amp;p=12">1.Previous</a><br />
<a accesskey="3" href="page.php?w=system_bus&amp;p=14">3.Next</a>
</p>
<p>bus into the chosen RAM or I/O device.Other instructions continue with another READ memory cycle where the chosen RAM, program memory, or I/O device drives data onto the data bus while the memory data register latches that data from the data bus.</p>

<p>More complex systems have a <a href="page.php?w=multi-master_bus">multi-master bus</a>--not only do they have many devices that each drive the data bus, but also have many <a href="page.php?w=bus_master">bus master</a>s that each drive the address bus.The address bus as well as the data bus in</p><p>
<a accesskey="1" href="page.php?w=system_bus&amp;p=12">1.Previous</a><br />
<a accesskey="3" href="page.php?w=system_bus&amp;p=14">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
