<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Logic level - Page 14 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Logic_level&amp;p=13">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_level&amp;p=15">3.Next</a>
</p>
<p>defines 9 logic states for use in <a href="page.php?w=electronic_design_automation">electronic design automation</a>. The standard includes strong and weakly driven signals, high impedance and unknown and uninitialized states.</p>

<p><big>Multi-level cells</big></p>
<p>In solid-state storage devices, a <a href="page.php?w=multi-level_cell">multi-level cell</a> stores data using multiple voltages. Storing n bits in one cell requires the device to reliably distinguish 2<sup>n</sup> distinct voltage levels.</p>

<p><big>Line coding</big></p>
<p>Digital <a href="page.php?w=line_code">line code</a>s</p><p>
<a accesskey="1" href="page.php?w=Logic_level&amp;p=13">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_level&amp;p=15">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
