<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Emitter-coupled logic - Page 16 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=emitter-coupled_logic&amp;p=15">1.Previous</a><br />
<a accesskey="3" href="page.php?w=emitter-coupled_logic&amp;p=17">3.Next</a>
</p>
<p>other (T3 or T1) is in active linear region acting as a <a href="page.php?w=Common_emitter">common-emitter stage with emitter degeneration</a> that takes all the current, starving the other cutoff transistor.<br>The active transistor is loaded with the relatively high emitter resistance R<sub>E</sub> that introduces a significant negative feedback (emitter degeneration). To prevent saturation of the active transistor so that the diffusion time that slows the recovery from saturation will not be involved in the logic delay, the emitter and collector resistances are chosen such that at maximum input voltage some voltage is left across the transistor. The residual gain is low (K&nbsp;=&nbsp;R<sub>C</sub>/R<sub>E</sub>&nbsp;&lt;&nbsp;1). The circuit is insensitive to the input voltage variations and the transistor stays firmly in active linear region. The input resistance is high because of the series negative feedback.<br> The cutoff transistor breaks the connection between its input and output. As a result, its input voltage does not affect the output voltage. The input resistance is high again since the base-emitter junction is cutoff.</br></br></p><p>
<a accesskey="1" href="page.php?w=emitter-coupled_logic&amp;p=15">1.Previous</a><br />
<a accesskey="3" href="page.php?w=emitter-coupled_logic&amp;p=17">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
