<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="PMOS logic - Page 19 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=PMOS_logic&amp;p=18">1.Previous</a><br />
<a accesskey="3" href="page.php?w=PMOS_logic&amp;p=20">3.Next</a>
</p>
<p>to static power dissipation even when the circuit sits idle.</p>

<p>Also, PMOS circuits are slow to transition from high to low. When transitioning from low to high, the transistors provide low resistance, and the capacitive charge at the output accumulates very quickly (similar to charging a capacitor through a very low resistance). But the resistance between the output and the negative supply rail is much greater, so the high-to-low transition takes longer (similar to discharge of a capacitor through a high resistance). Using a resistor of</p><p>
<a accesskey="1" href="page.php?w=PMOS_logic&amp;p=18">1.Previous</a><br />
<a accesskey="3" href="page.php?w=PMOS_logic&amp;p=20">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
