<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Instruction pipelining - Page 2 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Instruction_pipelining&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction_pipelining&amp;p=3">3.Next</a>
</p>
<p>with different parts of instructions processed in parallel.</p>

<p><big>Concept and motivation</big></p>
<p>In a pipelined computer, instructions travel through the <a href="page.php?w=central_processing_unit">central processing unit</a> (CPU) in stages. For example, it might have one stage for each step of the <a href="page.php?w=von_Neumann_architecture">von Neumann cycle</a>: Fetch the instruction, fetch the operands, do the instruction, write the results. A pipelined computer usually has "pipeline registers" after each stage. These store information</p><p>
<a accesskey="1" href="page.php?w=Instruction_pipelining&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction_pipelining&amp;p=3">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
