1.Previous
3.Next

data in the computer system. Unlike the E state, the processor is required to initially request ownership of the cache line in the R state before the processor may modify the cache line and transition to the M state. In both the MESI and MERSI protocols, the transition from the E to M is silent.

For any given pair of caches, the permitted states of a given cache line are as follows:

References

1.Previous
3.Next