<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Replay system - Page 2 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=replay_system&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=replay_system&amp;p=3">3.Next</a>
</p>
<p>(if any) the requested data resides in.</p>

<p>The first documented instance of a replay system was in Intel's <a href="page.php?w=Pentium_4">Pentium 4</a> processor and has continued to be a feature of their subsequent processors. Some variation of this system is may exist in other <a href="page.php?w=Superscalar_processor">superscalar</a> processors but because it is an implementation detail that only impacts performance, it is rarely documented.</p>

<p><big> Overview </big></p>
<p>A traditional pipelined CPU has a register fetch stage near the beginning</p><p>
<a accesskey="1" href="page.php?w=replay_system&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=replay_system&amp;p=3">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
