<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="DDR4 SDRAM - Page 21 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=DDR4_SDRAM&amp;p=20">1.Previous</a><br />
<a accesskey="3" href="page.php?w=DDR4_SDRAM&amp;p=22">3.Next</a>
</p>
<p>a CAS latency of <b>13 <a href="page.php?w=Clock_signal">clock cycles</a></b>, comparable to the DDR2 to DDR3 transition. Additionally, DDR4 features a longer burst length of 16, higher capacity support, and improved <a href="page.php?w=signal_integrity">signal integrity</a> with tighter pin spacing (0.85 mm vs. 1.0 mm), slightly increased height (31.25 mm vs. 30.35 mm), and increased thickness (1.2 mm vs. 1.0 mm) for better signal routing and performance.</p>

<p>Internal banks are increased to 16 (4 bank select bits), with up to 8 ranks per</p><p>
<a accesskey="1" href="page.php?w=DDR4_SDRAM&amp;p=20">1.Previous</a><br />
<a accesskey="3" href="page.php?w=DDR4_SDRAM&amp;p=22">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
