1.Previous
3.Next

6.5 added support for CXL.

Latency

CXL memory controllers typically add about 200 ns of latency.

See also

* Coherent Accelerator Processor Interface (CAPI)
* Universal Chiplet Interconnect express (UCIe)
* Data processing unit (DPU)

References

External links

*

1.Previous
3.Next