<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Arithmetic logic unit - Page 24 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Arithmetic_logic_unit&amp;p=23">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Arithmetic_logic_unit&amp;p=25">3.Next</a>
</p>
<p>arranged from most-significant (MS) to least-significant (LS) or vice versa. For example, in the case of an 8-bit ALU, the 24-bit integer <code>0x123456</code> would be treated as a collection of three 8-bit fragments: <code>0x12</code> (MS), <code>0x34</code>, and <code>0x56</code> (LS). Since the size of a fragment exactly matches the ALU word size, the ALU can directly operate on this "piece" of operand.</p>

<p>The algorithm uses the ALU to directly operate on particular operand fragments and thus generate a corresponding fragment (a "partial")</p><p>
<a accesskey="1" href="page.php?w=Arithmetic_logic_unit&amp;p=23">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Arithmetic_logic_unit&amp;p=25">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
