1.Previous
3.Next

* Logic analyzer--for verification of STA
* Logic simulation
* Simulation
* Timing margin
* Worst-case execution time
* Signoff (electronic design automation)

Notes

References

*Electronic Design Automation For Integrated

1.Previous
3.Next