<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Instruction pipelining - Page 3 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Instruction_pipelining&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction_pipelining&amp;p=4">3.Next</a>
</p>
<p>from the instruction and calculations so that the <a href="page.php?w=logic_gate">logic gate</a>s of the next stage can do the next step.</p>

<p>This arrangement lets the CPU complete an instruction on each clock cycle. It is common for even-numbered stages to operate on one edge of the square-wave clock, while odd-numbered stages operate on the other edge. This allows more <a href="page.php?w=CPU">CPU</a> <a href="page.php?w=throughput">throughput</a> than a multicycle computer at a given <a href="page.php?w=clock_rate">clock rate</a>, but</p><p>
<a accesskey="1" href="page.php?w=Instruction_pipelining&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Instruction_pipelining&amp;p=4">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
