<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Logic synthesis - Page 3 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Logic_synthesis&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_synthesis&amp;p=4">3.Next</a>
</p>
<p>synthesis is one step in circuit design in the <a href="page.php?w=electronic_design_automation">electronic design automation</a>, the others are <a href="page.php?w=place_and_route">place and route</a> and <a href="page.php?w=verification_and_validation">verification and validation</a>.</p>

<p><big> History </big></p>
<p>The roots of logic synthesis can be traced to the treatment of logic by <a href="page.php?w=George_Boole">George Boole</a> (1815 to 1864), in what is now termed <a href="page.php?w=Boolean_algebra">Boolean algebra</a>. In 1938, <a href="page.php?w=Claude_Shannon">Claude Shannon</a></p><p>
<a accesskey="1" href="page.php?w=Logic_synthesis&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_synthesis&amp;p=4">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
