<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Sempron - Page 3 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Sempron&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Sempron&amp;p=4">3.Next</a>
</p>
<p>L2 cache and 166&nbsp;MHz <a href="page.php?w=Front_side_bus">Front side bus</a> (FSB 333). Thoroughbred cores natively had 256&nbsp;KiB L2 cache, but Thortons had 512&nbsp;KiB L2 cache, half of which was disabled and could sometimes be reactivated with a slight physical modification to the chip. Later, AMD introduced the Sempron 3000+ CPU, based on the Barton core with 512&nbsp;KiB L2 cache. From a hardware and user standpoint, the Socket A Sempron CPUs were essentially identical to Athlon XP desktop CPUs with a new brand name.</p>

<p>The second</p><p>
<a accesskey="1" href="page.php?w=Sempron&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Sempron&amp;p=4">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
