<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Clock signal - Page 3 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=clock_signal&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=clock_signal&amp;p=4">3.Next</a>
</p>
<p>called a <a href="page.php?w=clock_generator">clock generator</a>.  The most common clock signal is in the form of a <a href="page.php?w=Square_wave_%28waveform%29">square wave</a> with a 50% <a href="page.php?w=duty_cycle">duty cycle</a>.   Circuits using the clock signal for synchronization may become active at either the rising edge, falling edge, or, in the case of <a href="page.php?w=double_data_rate">double data rate</a>, both in the rising and in the falling edges of the clock cycle.</p>

<p><big> Digital circuits </big></p>
<p>Most <a href="page.php?w=integrated_circuit">integrated circuit</a>s</p><p>
<a accesskey="1" href="page.php?w=clock_signal&amp;p=2">1.Previous</a><br />
<a accesskey="3" href="page.php?w=clock_signal&amp;p=4">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
