<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Digital signal processor - Page 32 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=digital_signal_processor&amp;p=31">1.Previous</a><br />
<a accesskey="3" href="page.php?w=digital_signal_processor&amp;p=33">3.Next</a>
</p>
<p>designs and leverages a unique combination of VLIW and Vector architectures with 32 16-bit MACs.</p>

<p><a href="page.php?w=Analog_Devices">Analog Devices</a> produce the <a href="page.php?w=Super_Harvard_Architecture_Single-Chip_Computer">SHARC</a>-based DSP and range in performance from 66&nbsp;MHz/198 <a href="page.php?w=MFLOPS">MFLOPS</a> (million floating-point operations per second) to 400&nbsp;MHz/2400 MFLOPS. Some models support multiple <a href="page.php?w=binary_multiplier">multiplier</a>s and <a href="page.php?w=Arithmetic_logic_unit">ALU</a>s,</p><p>
<a accesskey="1" href="page.php?w=digital_signal_processor&amp;p=31">1.Previous</a><br />
<a accesskey="3" href="page.php?w=digital_signal_processor&amp;p=33">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
