<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Floorplan (microelectronics) - Page 5 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Floorplan_(microelectronics)&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Floorplan_%28microelectronics%29&amp;p=6">3.Next</a>
</p>
<p>height. The height of the standard cell rows determines the available routing resources per row while also influencing the power.</p>

<p>
*<b>Power / Ground Structures</b>: Obtaining a power/<a href="page.php?w=Ground_%28electricity%29">ground</a> network is not always included in the floorplanning stage. There are however approaches to cosynthesize floorplans and <b>P/G networks</b> based on the idea that if macros and I/O pads are fixed, a power grid analysis is possible.</p>

<p><big>Mathematical models</big></p>
<p>In mathematics floorplanning refers</p><p>
<a accesskey="1" href="page.php?w=Floorplan_(microelectronics)&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Floorplan_%28microelectronics%29&amp;p=6">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
