<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Harvard architecture - Page 5 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Harvard_architecture&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Harvard_architecture&amp;p=6">3.Next</a>
</p>
<p>to the user, most designs have separate <a href="page.php?w=CPU_cache">processor caches</a> for the instructions and data, with separate pathways into the processor for each. This is one form of what is known as the <a href="page.php?w=modified_Harvard_architecture">modified Harvard architecture</a>.</p>

<p>Harvard architecture is historically, and traditionally, split into two address spaces, but having three, i.e. two extra (and all accessed in each cycle) is also done, while rare.</p>

<p><big>Memory details</big></p>
<p>In a Harvard architecture,</p><p>
<a accesskey="1" href="page.php?w=Harvard_architecture&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Harvard_architecture&amp;p=6">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
