<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="NVAX - Page 5 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=NVAX&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=NVAX&amp;p=6">3.Next</a>
</p>
<p>mm²). The die was <a href="page.php?w=Semiconductor_device_fabrication">fabricated</a> in Digital's fourth-generation CMOS process, CMOS-4, a 0.75 um process with three layers of <a href="page.php?w=aluminium_interconnect">aluminium interconnect</a>. The NVAX is packaged in a 339-pin <a href="page.php?w=pin_grid_array">pin grid array</a>. The NVAX was offered at a variety of clock speeds, 83.3 MHz (12 ns), 71 MHz (14 ns) and 62.5 MHz (16 ns), while the NVAX+ is clocked at a frequency of 90.9 MHz (11 ns). The NVAX offered about 25 <a href="page.php?w=VAX_Unit_of_Performance">VAX Unit of Performance</a></p><p>
<a accesskey="1" href="page.php?w=NVAX&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=NVAX&amp;p=6">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
