<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Register-transfer level - Page 5 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=register-transfer_level&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=register-transfer_level&amp;p=6">3.Next</a>
</p>
<p>example, a very simple synchronous circuit is shown in the figure. The <a href="page.php?w=Inverter_%28logic_gate%29">inverter</a> is connected from the output, Q, of a register to the register's input, D, to create a circuit that changes its state on each rising edge of the clock, clk. In this circuit, the combinational logic consists of the inverter.</p>

<p>When designing digital integrated circuits with a <a href="page.php?w=hardware_description_language">hardware description language</a> (HDL), the designs are usually engineered at a higher</p><p>
<a accesskey="1" href="page.php?w=register-transfer_level&amp;p=4">1.Previous</a><br />
<a accesskey="3" href="page.php?w=register-transfer_level&amp;p=6">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
