<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Bluespec - Page 6 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Bluespec&amp;p=5">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Bluespec&amp;p=7">3.Next</a>
</p>
<p>takes BSV source code as input and generates a hardware description for either Verilog or Bluesim as output. It was opensourced by Bluespec inc. in 2020 under <a href="page.php?w=New_BSD_License">New BSD License</a> terms.; Libraries<br/>
: BSV is shipped with a set programming idioms and hardware structures; <a href="page.php?w=Verilog-AMS">Verilog</a> modules<br/>
: Several primitive BSV elements, such as <a href="page.php?w=FIFO_%28computing_and_electronics%29">first in, first out</a> (FIFOs) and <a href="page.php?w=processor_register">processor register</a>s,</p><p>
<a accesskey="1" href="page.php?w=Bluespec&amp;p=5">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Bluespec&amp;p=7">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
