<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Sequential logic - Page 6 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=sequential_logic&amp;p=5">1.Previous</a><br />
<a accesskey="3" href="page.php?w=sequential_logic&amp;p=7">3.Next</a>
</p>
<p>is the <a href="page.php?w=flip-flop_%28electronics%29">flip-flop</a>. The output of each flip-flop only changes when triggered by the clock pulse, so changes to the logic signals throughout the circuit all begin at the same time, at regular intervals, synchronized by the clock.       The output of all the storage elements (flip-flops) in the circuit at any given time, the binary data they contain, is called the <a href="page.php?w=state_%28computer_science%29">state</a> of the circuit. The state of the synchronous circuit only changes on clock</p><p>
<a accesskey="1" href="page.php?w=sequential_logic&amp;p=5">1.Previous</a><br />
<a accesskey="3" href="page.php?w=sequential_logic&amp;p=7">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
