violations in synchronous path.

The time when a signal arrives can vary due to many reasons. The input data may vary, the circuit may perform different operations, the temperature and voltage may change, and there are manufacturing differences in the exact construction of each part.

Prior to the development of static timing analysis, the allowable clock rates for a system were determined heuristically. Engineers would guess which paths were longest (there were too many paths to evaluate exhaustively), write test vectors that

1.Previous
3.Next