33% compared to its previous "5 nm" FinFET chips. On the other hand, Samsung stated in June 2022 that its "3 nm" process would reduce power consumption by 45%, improve performance by 23%, and decrease surface area by 16% compared to its previous "5 nm" process. EUV lithography faces new challenges at "3 nm" which lead to the required use of multipatterning.

History

Research and technology demos

In 2003, a research team at NEC fabricated

1.Previous
3.Next