<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Unibus - Page 7 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Unibus&amp;p=6">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Unibus&amp;p=8">3.Next</a>
</p>
<p>the interrupt-fielding processor needs to contain the complex timing logic. The result is that most I/O controllers can be implemented with simple logic, and most of the critical logic is implemented as a custom <a href="page.php?w=integrated_circuit">MSI IC</a>.</p>

<p><big>Pinout</big></p>
<p>Type 1 lines are a normal multi-sender <a href="page.php?w=wired_logic_connection">wired-OR</a> bus with <a href="page.php?w=pull-up_resistor">pull-up resistor</a>s at each end of the bus, typically on a <a href="page.php?w=electrical_termination">terminator</a> card.</p><p>
<a accesskey="1" href="page.php?w=Unibus&amp;p=6">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Unibus&amp;p=8">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
