<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Logic block - Page 7 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=logic_block&amp;p=6">1.Previous</a><br />
<a accesskey="3" href="page.php?w=logic_block&amp;p=8">3.Next</a>
</p>
<p>have introduced new 3D or stacked architectures. Following the introduction of its 28&nbsp;nm 7-series FPGAs, Xilinx revealed that several of the highest-density parts in those FPGA product lines will be constructed using multiple dies in one package, employing technology developed for 3D construction and stacked-die assemblies. The technology stacks several (three or four) active FPGA dice side-by-side on a silicon <a href="page.php?w=interposer">interposer</a>&nbsp;- a single piece of silicon that carries passive interconnect. The multi-die</p><p>
<a accesskey="1" href="page.php?w=logic_block&amp;p=6">1.Previous</a><br />
<a accesskey="3" href="page.php?w=logic_block&amp;p=8">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
