<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Direct memory access - Page 8 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Direct_memory_access&amp;p=7">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Direct_memory_access&amp;p=9">3.Next</a>
</p>
<p>can become a bus master, it can directly write to system memory without the involvement of the CPU, providing memory address and control signals as required. Some measures must be provided to put the processor into a hold condition so that <a href="page.php?w=bus_contention">bus contention</a> does not occur.</p>

<p><big> Modes of operation</big></p>
<p><big> Burst mode </big></p>
<p>In burst mode, an entire block of data is transferred in one contiguous sequence. Once the DMA controller is granted access to the system bus by the CPU, it transfers all bytes of</p><p>
<a accesskey="1" href="page.php?w=Direct_memory_access&amp;p=7">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Direct_memory_access&amp;p=9">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
