1.Previous
3.Next

and write operations, the memory in all asynchronous FIFOs and in many synchronous FIFOs is dual-ported, typically consisting of a register file or dual-ported RAM (random access memory). In asynchronous FIFOs, the memory is an asynchronous circuit that is accessible to logic operating in any clock domain.

Width

The data written to and read from a FIFO typically have the same, fixed word size (number of bits)

1.Previous
3.Next