<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Alder Lake - Page 9 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Alder_Lake&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Alder_Lake&amp;p=10">3.Next</a>
</p>
<p><a href="page.php?w=Instructions_per_cycle">IPC</a>.<br/>
* New instruction set extensions:<br/>
** PTWRITE<br/>
** SERIALIZE<br/>
** HRESET<br/>
** User-mode wait (WAITPKG): TPAUSE, UMONITOR, UMWAIT<br/>
* Up to 1 TB/s interconnect between cores <br/>
* Intel Thread Director (only for CPUs with P and E-cores), which is a marketing name for Enhanced Hardware Feedback Interface (EHFI). This is a hardware technology to assist the OS thread scheduler with more efficient load distribution between heterogeneous CPU cores. Enabling this new capability</p><p>
<a accesskey="1" href="page.php?w=Alder_Lake&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Alder_Lake&amp;p=10">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
