Single-cycle hardware multiply and barrel shifter
* Optional hardware divide option
* Dynamic branch prediction
* Up to 256 custom instructions and unlimited hardware accelerators
* JTAG debug module
* Optional JTAG debug module enhancements, including hardware breakpoints, data triggers, and real-time trace

Nios II/s

Nios II/s core is designed to maintain a balance between performance and cost. This core implementation is not longer

1.Previous
3.Next