<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Three-state logic - Page 9 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Three-state_logic&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Three-state_logic&amp;p=10">3.Next</a>
</p>
<p>memory devices designed to connect to a bus (such as RAM and ROM chips) have both  and  (output enable) pins, which superficially appear to do the same thing. If  is not asserted, the outputs are Hi-Z.</p>

<p>The difference lies in the time needed to output the signal. When chip select is deasserted, the chip does not operate internally, and there will be a significant delay between providing an address and receiving the data. (An advantage of course, is that the chip consumes minimal power in this case.)</p>

<p>When chip select is asserted,</p><p>
<a accesskey="1" href="page.php?w=Three-state_logic&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Three-state_logic&amp;p=10">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
