<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Process corners - Page 9 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=process_corners&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=process_corners&amp;p=10">3.Next</a>
</p>
<p>because both types of devices are affected evenly, and generally do not adversely affect the logical correctness of the circuit. The resulting devices can function at slower or faster clock frequencies, and are often <a href="page.php?w=product_binning">binned</a> as such. The last two corners (FS, SF) are called "skewed" corners, and are cause for concern. This is because one type of FET will switch much faster than the other, and this form of imbalanced switching can cause one edge of the output to have much less slew than the other edge. <a href="page.php?w=Latch_%28electronics%29">Latching</a></p><p>
<a accesskey="1" href="page.php?w=process_corners&amp;p=8">1.Previous</a><br />
<a accesskey="3" href="page.php?w=process_corners&amp;p=10">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
