<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Explicit data graph execution - Page 1 - Wikipedia">
<p>
<a accesskey="3" href="page.php?w=Explicit_data_graph_execution&amp;p=2">3.Next</a>
</p>
<p><b>Explicit data graph execution</b>, or <b>EDGE</b>, is a type of <a href="page.php?w=instruction_set_architecture">instruction set architecture</a> (ISA) which intends to improve computing performance compared to common processors like the <a href="page.php?w=Intel_x86">Intel x86</a> line. EDGE combines many individual instructions into a larger group known as a "hyperblock". Hyperblocks are designed to be able to easily run in parallel.</p>

<p>Parallelism of modern CPU designs generally starts to plateau at about eight internal units and</p><p>
<a accesskey="3" href="page.php?w=Explicit_data_graph_execution&amp;p=2">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
