<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Verilog - Page 1 - Wikipedia">
<p>
<a accesskey="3" href="page.php?w=Verilog&amp;p=2">3.Next</a>
</p>
<p><b>Verilog</b>, <a href="page.php?w=standardized">standardized</a> as <b>IEEE 1364</b>, is a <a href="page.php?w=hardware_description_language">hardware description language</a> (HDL) used to model <a href="page.php?w=electronic_system">electronic system</a>s. It is most commonly used in the design and verification of digital circuits, with the highest level of abstraction being at the <a href="page.php?w=register-transfer_level">register-transfer level</a>. It is also used in the verification of <a href="page.php?w=Analogue_electronics">analog circuits</a></p><p>
<a accesskey="3" href="page.php?w=Verilog&amp;p=2">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
