<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Zilog Z8000 - Page 1 - Wikipedia">
<p>
<a accesskey="3" href="page.php?w=Zilog_Z8000&amp;p=2">3.Next</a>
</p>
<p>The <b>Zilog Z8000</b> is a <a href="page.php?w=16-bit">16-bit</a> microprocessor architecture designed by <a href="page.php?w=Zilog">Zilog</a> and introduced in early 1979. Two chips were initially released, differing only in the width of the address bus; the Z8001 had a 23-bit bus while the Z8002 had a 16-bit bus.</p>

<p>Bernard Peuto designed the architecture, while <a href="page.php?w=Masatoshi_Shima">Masatoshi Shima</a> did the logic and physical implementation, assisted by a small group. In contrast to most designs of the era, the Z8000</p><p>
<a accesskey="3" href="page.php?w=Zilog_Z8000&amp;p=2">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
