<?xml version="1.0" encoding='utf-8'?>
<!DOCTYPE wml PUBLIC "-//WAPFORUM//DTD WML 1.1//EN" "http://www.wapforum.org/DTD/wml_1.1.xml">
<wml>
<card id="card1" title="Logic synthesis - Page 2 - Wikipedia">
<p>
<a accesskey="1" href="page.php?w=Logic_synthesis&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_synthesis&amp;p=3">3.Next</a>
</p>
<p>synthesis of designs specified in <a href="page.php?w=hardware_description_language">hardware description language</a>s, including <a href="page.php?w=VHDL">VHDL</a> and <a href="page.php?w=Verilog">Verilog</a>. Some synthesis tools generate <a href="page.php?w=bitstream">bitstream</a>s for <a href="page.php?w=programmable_logic_device">programmable logic device</a>s such as <a href="page.php?w=programmable_array_logic">PAL</a>s or <a href="page.php?w=FPGA">FPGA</a>s, while others target the creation of <a href="page.php?w=ASIC">ASIC</a>s. Logic</p><p>
<a accesskey="1" href="page.php?w=Logic_synthesis&amp;p=1">1.Previous</a><br />
<a accesskey="3" href="page.php?w=Logic_synthesis&amp;p=3">3.Next</a>
</p>

<do type="prev" label="Search">
        <go href="search.wml"/>
</do>

</card>
</wml>
